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LABORATORY FACILITIES 
The Electrical Engineering Department’s Analog 
Computer Laboratory was started in 1958 with an 
old repetitive computer and a handful of plug-in 
operational amplifiers. The former was eventually 
put out of the way, and the latter were assembled 
into two small but flexible computers complete with 
homemade removable patchboards. Through the 
personal kindness of Dr. Arnold Beckman we next 
received a stack of used EASE components, including 
thirty old 1048 amplifiers and power supplies. With 
it and a modern shielded patchbay, a digital readout, 
and various other hardware bought with State funds, 
we were able to construct our up-to-date ”slow” an- 
alog computer, which is  still in operation. (However, 
the 1048 amplifiers are now being replaced with 
+IOO-volt transistor amplifiers.) In 1960, we painted 
the word “Hybrid” on the laboratory door and were 
in the digital-logic business for good! ASTRAC I ,  a 
digital ly-con trol led, & -1 00-volt iterative differential 
analyzer, was supported by our department budget 
alone. APE 1, a miniature ASTRAC developed as a 
teaching aid in statistics, was an NSF project. The 
development of our model hybrid-code differential 
analyzer, to the best of my knowledge the first im- 
plementation of Dr. Skramstad’s invention, as well as 
the current ultra-fast, all-solid-state ASTRAC I I iter- 
ative differential analyzer, are jointly supported by 
Air Force Office of Scientific Research (AFOSR) and 
NASA. 
Our laboratory is not a computer center; it is 
mainly concerned with the study and development 
of computing devices, systems, and techniques. ”We 
like to keep our maintenance load as small as pos- 
sible and will, therefore, keep only our “slow” an- 
alog computer, the new fast ASTRAC II, and three 
small machines. Several other older computers, in- 
cluding ASTRAC I ,  will be transferred to other elec- 
trical engineering laboratories. 
‘Dr. Korn was presented on page 229 of the April 1965 issue of 
Simulation. 
Figure 1 -The University of Arizona Electrical Engineering 
School ACL (Analodhybrid Computer Laboratory) 
Figure 2 -The University of Arizona Sophomore Analog-com- 
puter Laboratory, developed by Professor C. Peterson, has ten 
f l O v  transistor computers, each with 10 amplifiers, 2 multipliers. 
All engineering undergraduates (about 450 per year) take this, 
plus a course in FORTRAN programming. 
Office of Aerospace Research, Information Research 
.Division, Air Force Office of Scientific Research and to 
- the Office of Space Sciences, National Aeronautics and 
Space Administration for their support of this study 
. under grants AF-AFOSR 89-64 and NASA NSGJ 
03-002-024. 
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Fig. 3. Electronic switch. 
Fig. 4. ASTRAC I1 amplifier and integrator module circuit diagram. 
Fig. 5. (a) Sample-hold switching into HOLD. (1) Output Xo: 5 V/cm vs. 10 d c m ;  (2) Summing junction: 50 mV/cm, vs., 10 d c m .  (b) Sample-hold switching into 
HOLD. (1) Output Xo: 50 mV/cm vs. 100 ns/cm; (2) Switching logic: 2 V/cm vs. 100 ns/cm. (c) Sample-hold switching into TRACK. (1) Output Xo: 2 V/cm vs. 
2 +s/cm; (2) SwitShing logic: 2 V/cm vs. 2 ps/cm. (d)Integrator swi,tchi,ng into COMPUTE with lOSgain (1,kQ summing resistor). (1) Output Xo: 200 mV/cm vs. 100 
ns/cm: (2) Switchinn logic: 2 V/cm vs. 100 ns/cm. (e)  Intenrator switching into COMPUTE with 2 XlW gain (S-kQ Input). (1) Output Xo: 50 mV/cm vs. 100 os/cm: 
(2j Switching logic:2 Vlcm vs..lOO ns/cm. (f) Integrator switching into RESET. (1) Output XO: 5 V/cm vs. 1 ps/cm. (2) Switching logic: 2 V/cm VS. 1 ps/cm. 
a circuit suggested by D. Hamilton and discussed by Downey [SI, 
the primary difference being the additional emitter-follower output 
stage. 
The amplifier is a double-inverting high-gain device with unity 
negative feedback. The input stage operates as a medium-gain 
grounded emitter. Diodes Da and DI supply the proper bias as well 
as the desired temperature compensation [SI, while resistors & and 
R6 prevent thermal runaway. The center stage has extremely high 
gain, which depends on Ro and RIO and the external load as seen 
through the output follower stage. Diodes DS and D6 supply the de- 
sired bias and temperature compensation for the class A B  output 
fo!lowers. Resistors R12 and R18 act as current limiters, while resistors 
.UT and R8 again prevent thermal runaway. 
The open-loop voltage gain exceeds 80 dB, with an open-loop out- 
put impedance in the order of 2 kn. The closed-loop gain is then unity, 
with an  impedance of less than 0.2 ohm. As the open-loop gain of 
the amplifier decreases with frequency, so does the open-loop output 
impedance. This causes the closed-loop output impedance to remain 
at approximately 0.2 ohm over the entire useful bandwidth of the 
amplifier. To turn the amplifier OFF in the shortest possible time, 
both the input and output stages are switched directly by switching 
logic, but the second stage is always kept ON by bias current through 
Ra, R,, and R11. The only satisfactory way to switch the input and 
output stages is to individually control the bases of their four transis- 
tors by shorting them to ground in the OFF state of the switch. 
The switching logic [Ql l  and Q12 in Fig. 3(b)] consists of two 
overdriven inverting amplifiers with a limited amount of ac regenera- 
tion, which drive the four control transistors [Q7 to QlO in Fig. 3(a)] 
for the switch. When a digital ZERO (0 volt) is applied to the logic 
input, transistor Q11 starts to conduct and forces Q12 into its active 
region; regeneration takes place: and both transistors are turned ON. 
Transistors Q7 to  9 1 0  are then forced into saturation and turn off 
the input and output stages of the amplifier. The propagation delays 
and transition times are very short, since all the switching transistors 
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Fig. 1. 100-ns regenerative comparator with 0, -6  volt logic level 
output for hybrid computation. Switching delay is less than 100 
ns for all amplitude sine wave inputs down to the hysteresis level, 
and for all frequencies up to 10 kc/s. The signal ground and case 
ground are connected together in the amplifier case. The circuit 
layout is important. With a different layout, the 4.3K and 6.8K 
resistors may have to be adjusted for zero delay. The amplifier 
balance control should be adjusted for a symmetrical output 
square wave when the input is a 100-mV sinewave driving the 
circuit through a 5K input resistor. The comparator has better 
tolerance of power supply and ground noise when it is driven 
through a smaller input resistor (1K); this reduces the hysteresis. 
The hysteresis in the circuit shown is determined by R, and is 
k 10 mV when the comparator is driven through a 1K input re- 
sistor. This is true (static) hysteresis, and not the effect of time 
delay. 
tively long t ime for the  amplifier t o  integrate  this small 
input  a n d  thus  to  switch t o  the  other  limit. T h e  am-  
plifier o u t p u t  waveform during this period is typically 
parabolic, i.e., the  integral of a n  input  which increases 
approximately linearly with t ime during the  switching 
period [Fig. 2(a)]. Also, the resulting sw'tching time de- 
pends strongly on the rate of change of the input signal. 
With  most existing comparators,  i t  is, then, necessary 
t o  have  a high input-signal rate-of-change, a small input  
resistor, a n d  a minimum of feedback capacitance in or- 
der  t o  achieve rapid switching. However, for ASTRAC 
I1 such operation is no t  fast enough. I t  was found diffi- 
cult  t o  achieve less t han  1/2-p switching t ime (delay 
t ime+lO t o  90 percent rise time) b y  this approach with 
comparator  input  signals crossing zero less rapidly than  
10 sin 20 OOOT, a 10 volts, 10 kc/s sinusoid (200 0 0 0 ~  
volts per second). 
T h e  problem was solved b y  a regenerative feedbank 
circuit, which also provides for digital ou tpu t  (0, - 6  
volts). Referring to  Fig. 1, the  regenerative feedback 
must  supply a rapidly rising current  t o  the  summing 
junction, t o  speed the  integration. This  should occur a s  
I +  
( e) 
Fig. 2. Oscilloscope photographs of comparator waveforms. (a) 
Output of a comparator without regeneration; the input is a 
+_ 1-volt, lO-kc/s sine wave (time scale Irs/cm, total switching 
time 1 ps). (b) Output of a comparator with regeneration; the 
input is a fS-volt, 100-kc/s sinewave. The delay time is ad- 
justed for slight anticipation (see also Fig. 1). Time scale is 20 
ns/cm. (c) Multiple exposure shows operation for a 10-kc/s sine- 
wave input at input amplitudes between 0.2 volt and 7.0 volts; 
note that the switching time is not noticeably affected (time scale 
is lps/cm). (d) Comparator input and output for small ( +50 mV) 
10 kc/s sinewave input. The comparator was driven through a 1K 
input resistor and had f 10 mV of static hysteresis, which shows 
up clearly (time scale, lOrs/cm). Note suitching spike induced 
in the input circuit. (e) Comparator operation with two inputs, 
one a k5.05 volt-Kc/s sinewave, and the other a -5.00 volt 
dc level (time scale, 10 ps/cm; input-amplitude scale 50 mV/cm). 






Less than 55 ns for a 10-volt, IO-kc/s sine wave driving the 
comparator through a 5K input resistor. 
The delay time is approximately constant for all sine wave ampli- 
tudes down to the hysteresis level, and all frequencies less than 
10 kcjs, Le., the observed dynamic hysteresis remains equal to the 
static hysteresis 2 mV for all signal rates-of-change from dc to a 
10-volt, 10-kcjs sine wave. 
The delay time approaches 50 ns on the rising edge for a 10-volt, 
100-kc/s sine wave input, but remains approximately zero on the 
falling edge a t  this frequency. Above lOO-kcjs, an increasing delay 
time becomes evident on both edges. 
Rise times (10 to 90 percent) 
50 ns on the rising edge at rated load. 
100 ns on the falling edge at rated load. 
Dr@ 
The zero-sensing level drifts approximately 25 microvolts per 
degree centigrade. This is equal to the amplifier drift specification 
(without chopper stabilization). Chopper stabilization is optional. 
Loading 
Rated load is 1K and 150 pF of output loading. Much more 
capacitive loading is possible without significantly affecting the rising 
edge, but the falling edge is slowed by approximately 50 ns for every 
100 pF of output loading. 
Fig. 3. Photograph of the comparator. The comparator module 
plugs directly. into the back of a standard analog patchbay. The 
circuit is bottleplugged into the feedback loop of a nearby sum- 
ming amplifier when comparison is desired. Shielded twinax runs 
from the circuit to  the banna jacks which plug into the patchbay. 
The digital output is available a t  the small connector shown at  
the rear of the module. There is ample room in the module for 
other analog circuitry. 
soon a s  possible after D1 starts to turn OFF. Since the 
amplifier output  will have changed by only a few.rnV a t  
this time, a switched transistor Qz is used to supply 
regeneration; a Schmitt trigger was considered, bu t  can 
not be switched with the small voltage change at  the 
amplifier output.  Referring again to Fig. 1, Qz is turned 
OFF by a small decrease in the output  voltage which is 
coupled through the 0.05 pF capacitor to its base. Qg is 
capacitively coupled to  the amplifier summing junction, 
closing the regenerative loop. The  switching time, then, 
is limited either by the speed of the regenerative loop 
or by  the maximum impulse of current tha t  the am- 
plifier can deliver to  charge the feedback capacitance. 
For this reason, very fast transistors are used in the 
regenerative loop, and the amplifier must be able to  
supply high output current (the 1607A can supply over 
50 mA for short periods). Once started, the regeneration 
can cause very fast switching (less than 20 ns). Two 
transistors permit regeneration in both directions. The 
comparator is also given a small amount of dc  regenera- 
tion which provides static hysteresis for noise immunity. 
This is accomplished by resistive feedback from t h y  
transistor collectors (Fig. 1). Degenerative feedback 
around transistor Q1 was added to  increase the rise time 
from 10 ns to 50 ns; this increase reduces switching noise 
in the computer. This degeneration only operates in one 
direction hecairse of 0 5 ,  and does not affect t h e  fall time. 
The rise time is unaffected by normal loading; i t  takes 
10 000 p F  of capacitive loading to slow the rise time b y  
100 ns. The  fall time is 40 ns without load, and 100 ns 
with 1 kQ and 150 p F  of output  loading. Since the output  
operates directly into digital logic, no Schmitt trigger is 
required. Comparator latching can be obtained b y  
driving an uncommitted flip-flop in the computer digital 
logic. Photographs showing comparator switching delay 
and rise time appear in Fig. 2. Table I gives the mea- 
sured specifications for the comparator. These were 
measured in the computer, with the comparator con- 
structed in a shielded box that plugs directly into a 
standard shielded analog-computer patchbay (Fig. 3). 
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. A Fast Mode-Control Switch for Iterative 
Differential Analyzers 
H. R. ECKES, MEMBER, IEEE 
Abstract-Operation of fast analog-hybrid computers a t  kilocycle 
iteration rates requires wideband amplifiers, low computing im- 
pedances, and electronic track-hold and integrator mode-control 
switching within tens of nanoseconds. This paper describes the design 
and circuit analysis of a new switched-amplifier mode-control circuit 
designed for the University of Arizona's ASTRAC I1 iterative differ- 
ential analyzer. The bandwidth of the circuit in track is down 3 dB 
at 2.5 Mc, which accounts for a phase shift of 0.005 radian (<0.3 deg) 
a t  10 Kc. The circuits switch into COMPUTE (HOLD) in less than 
80 ns; two or more integrators switch within 20 ns of each other. 
Voltage drift in the TRACK or RESET mode is within _+SO pV/"C 
between -20 to +60°C. 
Manuscript received March 28. 1965; revised August 28.1965. The ASTRAC I1 
Project is  supported by the Information Sciences Directorate, Office of Aerospace 
Research, Air Force Office of Scientific Research and by the Office of Space Sciences 
National Aeronautics and Space Administration under Grants AF-AFOSR 89-64 
and NASA NSG/03-002-024. 
The author is with the Deuartrnent of Electrical Eneineerinn. Universitv of 
Arizona, Tucson, Ariz. 
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INTRODUCTION 
To exploit the possibilities of fast iterative analog-computer opera- 
tion in connection with iterative optimization and particularly statis- 
tical studies (Monte-Carlo simulation), many modern analog-hybrid 
computers feature electronic mode-control switches to switch elec- 
tronic integrators into COMPUTE, RESET, and HOLD, so that 
substantially increased computing speeds are made possible [ 11. 
While some commercial analog-hybrid computers can furnish reset 
pulses at iteration rates up to  1 kc, actual computation at such 
speeds is commonly so inaccurate as to be impractical. The University 
of Arizona ASTRAC I1 [Fig. l(a)] project represents, perhaps, the 
first successful attempt a t  iterative computation at 1-kc iteration 
rates with realistic accuracy. To  appreciate the technical problems 
inherent in such an attempt at fast computation, consider the follow- 
ing requirements: 
1) To obtain a dynamic error (phase-shift error) of 0.1 percent at 
10 kc in an ordinary phase inverting amplifier, the amplifier- 
gain-bandwidth product must be of the order of 20 Mc; i.e., 
phase-inverter response will be 3 dB down at about 10 Mc. 
2)  To  prevent dynamic errors due to  spurious distributed capaci- 
tances, computing resistors (summing resistors in summing 
amplifiers and integrators) should not exceed 5 K [2], [SI. 
With such low computing impedances, fast computers will 
require low-voltage-high-current opertation with a voltage 
range not larger than _+ 20 volts. 
3) Since a 20-volt peak-to-peak 10-kc sine wave implies voltage 
rates of change as high as 27x106 volts per second, readout 
accuracy within 0.2 percent requires mode control and readout 
(sample-hold) switch timing within 30 ns. 
(1,) 
Fig. 1. (a) ASTRAC 11. (b) ASTRAC I1 amplifier and integrator modules 
SWITCH-CIRCUIT REQUIREMENTS 
The ASTRAC I1 iterative differential analyzer now under de- 
velopment at the University of Arizona satisfies the first two require- 
ments with the aid of +_ 10-volt transistor feedforward amplifiers 
having a unity-gain bandwidth of 20 Mc and capable of full output 
up to 1 Mc. Amplifiers and low-impedance computing networks are 
mounted in shielded boxes plugged directly into the rear of a standard 
shielded analog-computer patchbay without any signal wiring what- 
soever [Fig. l(b)j. 
Measured circle-test data indicate 10-kc dynamic errors within 
0.1 percent of half-scale for phase inverters and integrators, and 
within 0.5 percent of half-scale for quarter-square multipliers. 
The most dificult requirement to satisfy is that for accurate mode-control 
switches which must not only be extraordinarily fast, but which must 
also work with the 1 K and 5 K computing resistances used in ASTRA c 
11. The low computing impedances preclude the use of saturated- 
transistor switches, whose forward resistances cannot be reduced 
much below 20 ohms. It  is for this reason that the ASTRAC I1 mode 
control employs switched feedback amplifiers whose output impedances 
can be reduced below 0.2 ohm. While a fast switch built on this prin- 
ciple is relatively elaborate and expensive, a single switch suffices for 
each integrator, and the same switch-integrator circuit is useful for 
both integration and track-hold operation (Fig. 2). 
XO 
1 X. 
Fig. 2. (a) Switched-integrator or track-hold circuit. (b) Equivalent circuit in 
HOLD or COMPUTE. (c) Equivalent circuit in TRACK or RESET. (d) 
Modified feedback network replacing impedance Ra of (a). 
Since the same circuit is used for both integration and track-hold, 
the switch time delays going into COMPUTE and HOLD will be 
very nearly the same. I t  is the difference in these delays which deter- 
mines the timing error. Switching time from HOLD to TRACK-is 
not critical, for it is only necessary to allow sufficient time for the 
holding capacitor to charge to the voltage on the TRACK or IC in- 
puts. Another advantage is that switching is accomplished at the 
summing junction of the operational amplifier. This allows the input 
of the electronic switch to be limited to below one volt, so that fast 
low-voltage switching logic can be used. 
Figure 2 illustrates the operation of the switch. In  HOLD, or 
COMPUTE [Fig. 2(b)], the switched input circuit is effectively out 
of the picture, and the circuit holds the voltage on capacitance C 
when the integrator input resistors are not used, or integrates the 
integrator inputs. 
In  TRACK or RESET [Fig. 2(c)], actually both track and inte- 
grator inputs are effective. But i f  the internal impedance 2. of the 
switch i s  small compared to the integrator input resistors, then the current 
from the switch i s  so much larger than thd  from the integrator input 
that il alone determines the output X o  [4]. If an  integrator input of 
10 volts is to contribute less than 10-mV error in RESET, we must 
have 
where CY is the voltage gain of the switch and Z1 is the parallel combi- 
nation of RI and R? [Fig. 2(c)]. In  ASTRAC 11, the smallest com- 
puting resistance is 1 ksl, but, to allow for parallelled integrator inputs, 
we require 
2. < 0.25 ohm. 
This can only be obtained with a switched amplifier employing feed- 
back to reduce 2,. 
Referring again to Fig. 2(a), the size of the storage capacitance C 
is determined by two conflicting requirements: 
1) Input errors due to voltage and current offset integration and 
switching spikes decrease with increasing C. 
2) The small-signal frequency-response in TRACK and a!so the 
maximum voltage rate of change in TRACK improve as C 
decreases. 
Resistors Ro and R1 should be below 5 K to minimize stray- 
capacitance effects. Capacitor Co is required to decrease the amplitude 
peaking in TRACK, which is due to phase lag within the feedback 
loop; the system might actually become unstable if Co is omitted. 
When small values of Ro and R1 are used, CI is usually not required. 
The circuit of Fig. 2(d), suggested by R. Whigham, can be used 
to replace the feedback impedance R O  of Fig. 2(a) to decrease the 
dynamic tracking error at the higher computing frequencies. 
When an integrator is used for track-hold, the impedance 21' to 
ground associated with the integrator input resistors Rl' . . . R.' in 
Fig. 2(a) should remain open (Z,'= m), since the integrator output 
offset voltage in HOLD is given by [2] 
where Ed and id are the operational amplifier input offset voltage and 
current, while i, is the OFF  output leakage current of the switched 
amplifier. 
.rHE SWITCHED AMPLIFIER CIRCUIT 
~ .. i ne switched amplifier is a high-current gain/unity-voltage gain 
The amplifier portion (Q1 to Q6) of Fig. 3(a) is the outgrowth of 
circuit which is switched from the active state to the off state. 
A Fast Analog Comparison for Hybrid Computation 
ROBERT H. WHIGHAM 
Abstract-This paper describes the design of a new exceptionally 
fast analog comparator with digital output for hybrid computation. 
A wide-band dc amplifier with regenerative feedback permits high- 
speed comparator operation within 100 ns of zero crossing for all 
input rates of change between zero and 5x10' volts/second. Static 
hysteresis between rt 10 mV and +40 mV improves noise immunity. 
Drift is less than 25 microvolts per degree centigrade without 
chopper stabilization, which is optional. A simple two-transistor 
circuit provides both the regeneration and the digital output. 
If the  maximum frequency of the  signal is assumed t o  be 
equal to 16 times the  iteration frequency fi of the com- 
puter ,  a n d  if t he  switching delay At is 100 ns  or lo-' 
seconds, the error is 
I E I = 2007r(16f1)10-~ = lO-3fr percent. 
T h e  error at a n  iteration frequency of 100/second is, 
N ANALOG C O M P A R A T O R  supplies one of two 
output-vol tage levels (digital ou tput )  in accord- A ance with the  sign of a n  analog input  voltage, or 
a sum of such input  voltages. Analog comparators  are 
the  basic analog-to-digital converters in hybrid com- 
puters. Such comparators  have  two somewhat distinct 
types of applications in modern i terative differential 
analyzers. One  is t o  change the  computer  program be- 
tween analog-computation runs  or  iterations, and  the 
other  is t o  change the  computer  program during an 
analog-computation period. In the  first t ype  of applica- 
tion the  comparator  is dr iven,  directly or  indirectly, by 
the  ou tpu t  of a sample-hold uni t  a n d  need n o t  be  fast, 
b u t  in the  second application the  switching takes  place 
while signals a r e  rapidly changing a n d  mus t  be very 
fast indeed if appreciable errors a re  t o  be  avoided. For 
example,  t he  absolute error caused b y  a time delay At in 
a sinusoid of frequency f is 
then ,  0.1 percent; b u t  at 1000/second, the  error is 1.0 
percent, which is no t  tolerable. Thus ,  a 100 ns switching 
t ime is no t  satisfactory for a 1000/second iteration rate ,  
except for very slow solution signals. 
On the  other  hand,  extremely fast switching (10 ns) 
tends t o  induce excessive noise spikes in the  ground sys- 
t em of the  computer.  For  t h a t  reason, 100 ns switching 
t imes were considered desirable. 
T o  minimize the  switching t ime in a n  analog com- 
para tor  t he  fastest possible amplifier is required. For  
th i s  reason the  Burr  Brown 1607A, used throughout  
A S T R A C  11, was chosen. This  f 10-volt amplifier com- 
bines low drift  (chopper stabilization is available) with 
a 20-Mc/s, 0-dB bandwidth.  Another good choice is t he  
Philbrick type  SP456. 
In  the  circuit of Fig. 1 ,  a pair of diodes ( 0 1 ,  0 2 )  limit 
t h e  amplifier ou tpu t  excursion to prevent  t ime delay 
caused b y  amplifier overload. When the  input  signal 
crosses zero, say  from a negative t o  a positive value, 
I E 1 < I 100 sin (27r-At) 1 x 2007rjAt percent. diode D1, which had  been conducting, tu rns  OFF (crosses 
the  knee of i ts  transfer characteristic) when the  ampli-  
fier o u t p u t  has  changed only a little. Now the  amplifier, 
which is loaded by s t r ay  capacitance and  has  several 
picofarads of feedback capacitance d u e  to the  diodes, 
ac t s  like a n  analog integrator. W e  are,  then,  integrating 
t h e  comparator  input  signal, which is still qui te  small 
(having jus t  crossed zero). Hence, i t  may take  a rela- 
Manuscript received May 5, 1965. The work reported in this 
paper was supported by the Office of Aerospace Research, Informa- 
tion Research Div., Air Force Office of Scientific Research and by 
the Office of Space Sciences, National Aeronautics and Space Ad- 
ministration under grants AF-AFOSR 89-64 and NASA NSG/O% 
002-024. 
The author is with the Analog-Hybrid Computer Lab., University 
of Arizona, Tucson. 
When the input to the switching logic changes to digital ONE 
( -6 volts), all the switching transistors are turned OFF, which allows 
the amplifier to function in its operating region. Propagation delays 
and transition times are longer due to the increased impedance levels; 
but this poses no problem, since delays going into TRACK (RESET) 
are hot critical. Resistor R1l in the circuit of Fig. 3(a) keeps QI and(& 
from turning off when the amplifier is in the OFF state. This allows 
smoother transition from the OFF to the ON state of the amplifier. 
CIRCUIT PERFORMANCE 
The University of Arizona ASTRAC I1 [6 ]  uses the mode- 
switching circuit of Fig. 2 for both integration and analog storage. 
The circuit employs the Burr-Brown 1607A, a 20-Mc, f 10-volt oper- 
ational amplifier, and the electronic switch discussed in the preceding 
section (developed a t  Burr-Brown for the University of Arizona). 
The electronic switch, three integrating capacitors (0.01 pF, 0.1 pF, 
and 1 pF), a high-impedance summing network for real-time simula- 
tion, and relays for automatic time-scale changes are mounted in 
shielded boxes [Fig. l(b) and Fig. 41. These units plug into the back 
of the patchbay assembly directly above the associated operational 
amplifier. Each switch or amplifier takes up a 5 by 3 hole front- 
panel module. 
The following dynamic performance data was measured i n  the 
computer, at the front of the ASTRAC I1 patchbay. The holding 
capacitance was 0.01 pF; the output of the operational amplifier was 
loaded with a 1-kQ resistor in parallel with a 100-pF capacitor (the 
assumed standard load for a track-hold circuit). In  TRACK, the 
small-signal frequency response has a 3-dB peak between 1 and 
2 Mc and is down 3 dB a t  just above 2.5 Mc. The phase shift a t  
10 kc is 0.005 rad (<0.3 deg), which causes a maximum tracking 
error of 0.5 percent, with a slightly smaller holding error (approxi- 
mately 0.4 percent). The fact that the holding error is smaller than 
the tracking error is discussed in the appendix of Eckes [7]. I n  
TRACK, rated output of 5 10 volts is obtained up to approximately 
50 kc before the electronic switch causes current limiting. The circuit 
switches into COMPUTE (HOLD) in less than 80 ns; two or more 
integrators switch within 20 ns of one another. 
When the feedback network RO of Fig. 2(a) was replaced by the 
circuit shown in Fig. 2 (d) the dynamic performance in the TR.4CK 
mode was improved by a factor of two up to 10 kc. The values of 
CO and CI were found to be critical. 
The effect of the switched amplitier’s input offset voltage and 
current is externally adjusted to zero; the input offset voltage drift 
is less than 50 pV/”C, and the input offset current drift is less than 
30 nA/OC. The measured output leakage current in the OFF  (HOLD 
or COMPUTE) state is less than 1 nA a t  25°C. 
Figure 5 shows waveforms of interest. The sample-hold input for 
the TRACK mode was a f 10-volt, 10-kc sine wave, while the input 
in the INTEGRATE mode was approximately -10 volts. Switching 
spikes going into HOLD (COMPUTE) were reduced by a 47-ohm 
resistor in series with a 250-pF capacitor from the summing junction 
to ground. 
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Reduction of digital noise in hybrid analog-digital computers 
CRANINO A. KORN, Professor of Electrical Engineering, University of Arizona 
In a computer system combining fast analog computing 
elements with digital circuits, the effect of digital- 
circuit noise on the analog computation i s  becoming a 
matter of increasing concern. In a hybrid computer using, 
say, 5-Mc digital modu!es, 70- to 30-Mc radio-frequency 
noise due to the leading and trailing edges of digital 
pulses, and especially due to ringing in digital circuits, can 
whistle through the entire computer installation with the 
greatest of ease. 
Since modern analog-computer amplifiers have gain- 
bandwidth products between 1 and 30 Mc, such radio- 
frequency noise can be rectified in nonlinear circuit ele- 
ments and cause dc offsets and can even trigger the faster 
types of analog comparators, even though such fast noise 
waveforms are not noticeable on low-frequency oscillo- 
scopes and recorders. 
Noise spikes as high as 500 mV are no rarity. Careful 
attention to the details listed in the following can, how- 
ever, reduce digital noise (possibly with the exception of 
switching spikes caused by the analog switches themselves) 
to peak values below 10 to 50 mV. 
If you are fortunate enough to be able to specify a com- 
pletely new hybrid system, you can benefit from what 
many of us have found out the hard way: the usual com- 
mercially available digital modules, with their 3- to 12-volt 
logic levels and large pulse currents, are not really suitable 
for use in hybrid analog-digital circuits. What i s  really 
wanted is microcircuit logic designed for supply-power 
conservation in aircraft and space vehicles. Such logic 
modules generally have only half-volt logic levels and are 
designed to minimize pulse currents, thereby minimizing 
radio-frequency radiation at its source. 30-Mc micrologic 
circuits minimize power-supply current variations and also 
permit very fast pulse rise and fall times, which gets such 
rf as i s  radiated further away from the analog-computer 
passband. Wherever possible, logic circuits should have 
a conducting ground plane associated with each circuit 
card; it would be even better to employ multiple-layer 
cards, with each power-supply voltage in a complete con- 
ducting plane. 
With old or new digital logic, the following techniques 
will help to reduce digital noise. 
1. Reduce digital noise at its source. This problem i s  well 
discussed in reference 1. Avoid transmission-line loading 
of diode transistor logic; wires from each circuit should 
fan out, never reach multiple destinations by going on 
from point to point; you might as well put an antenna on 
the roof. Terminate long lines carrying digital signals in 
low impedances. Design digital circuits so that pulse-tops 
are flat with a minimum of ringing or tilt. Ordinary clamp- 
ing diodes may not achieve this. 
When using digital patchbays, try to control flip-flops 
with dc reset lines and keep fast clock pulses away from 
the patchbay as much as possible. Use shielded patchbays 
if you can afford them. 
2. Grounding and Shielding. The subject of analog-com- 
puter ground systems is  treated in references 2 and 3. 
The essential point i s  to have not only separate signal- 
ground, power-ground, digital-ground, relay-ground, and 
potentiometer-ground returns to a common point but 
also, in fast hybrid computers, i t  may be necessary to have 
separate ground returns from individual potentiometers, 
switches, and amplifiers. Similarly, analog power-supply 
voltages may have to go to individual amplifiers from a 
common large copper bar to avoid common inductive 
impedances and power-supply busses. Laminated power- 
supply busses with built-in ground planes may help. 
Ground and power-supply lines longer than a few inches 
should be shielded. 
Analog and digital components should be in separate 
shielded enclosures, with the common ground system 
somewhere near the boundary of the two. Analog comput- 
ing elements should be in individual shielded cans. 
A special problem is  posed by analog switches and com- 
parators, which usually need both analog and digital 
ground connections; sometimes the two ground circuits 
must have a common return. In such cases, the compar- 
ator or switch in question should have its ground returned 
to the computer common-ground point in an individual 
shielded two-conductor cable, which also contains the 
digital-signal line. In general, it is best to keep all such 
circuit elements near the analog patchbay. 
3. Decoupling Filters. With a reasonably designed ground 
system, the most important noise-reduction measure is 
to keep as much of the radio-frequency noise as possible 
off power-supply and ground lines and to keep the re- 
mainder out of the analog computing elements. For this 
reason, every digital circuit card and every analog com- 
puting element should have a decoupling filter on each 
power-supply line. Such a decoupling filter should consist 
of a radio-frequency choke (of the order of 100 mH in 
series, plus a shunt capacitor to power ground). Most 
present-day computing elements already have the capaci- 
tors, but lack the series chokes. Electrolytic shunt capaci- 
tors designed for decoupling at signal frequencies must be 
paralleled by noninductive mica or ceramic capacitors for 
proper radio-frequency bypassing. In addition, it may be 
useful to operate analog and digital power supplies from 
two different phases of the power line, and to place all 
60-cycle ac lines in conduits, with commercial radio-fre- 
quency interference filters ahead of the dc power supplies. 
Where lines to relays, such as mode-control of time- 
scale relays operated by digital circuits, enter the analog 
computer, each relay line should have an LC decoupling 
filter, so that no radio-frequency signals can enter the 
analog computer by way of the relay lines. 
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A HYBRID-CODE DIFFERENTIAL ANALYZER 
by Emmett Pearse O’GRADY ** 
ABSTRACT. - In a hybrid-code differential analyzer system, variables and para- 
meters are represented by the combination of a coarse n-bit number and a continuously 
variable analog interpolation voltage. The hybrid-code system combines analog elements 
accurate to within p per cent of half-scale with the n-bit digital system to form an 
overall system with greatly improved accuracy within (p/2”) per cent of half-scale. 
This paper describes a hybrid-code system employing a 5-bit-plus-sign number and 
an analog channel accurate to within one per cent of analog half-scale. Results of 
the sine-loop test verify that the predicted theoretical performance is achieved in 
practice. Further experiments study the performance of the hybrid-code system with 
a passive RC integrator replacing the active integrator in the analog channel of the 
hybrid-code integrator. Results of the sine-loop test indicate that sufficient accuracy 
for practical applications cannot be achieved with a realizable passive RC integrator. 
Introduction. 
Considerable interest is being shown in the develop- 
ment of hybrid and combined diffrential analyzers 
which capitalize on the best features of both analog 
and digital computing elements. Hybrid systems often 
provide an analog computer with digital storage and 
decision-making capability. Combined systems utilize 
a digital computer for operations such as coordinate 
transformations, precision function generation, and data 
storage, which are best suited to digital techniques, and 
analog elements for operations such as addition and 
integration, where higher speed and less accuracy are 
permissible. 
This paper treats a differential analyzer employing 
hybrid-code representation of variables ; that is, each 
variable or parameter is represented by a combination 
of a coarse n-bit word and a continuously variable 
analog interpolation voltage. Accuracy depends on the 
number of bits used and on the analog-element accuracy. 
The system described employs a 5-bit word. 
The experiments described here study two aspects 
of hybrid-code computing. First, they verify that hybrid- 
code techniques provide a method for combining a 
digital system with n bits and an analog system 
accurate within only p per cent of half-scale to obtain 
an overall hybrid-code system with greatly improved 
accuracy of (pJ2”) per cent of half-scale. While such 
verification has been obtained for a system with 
n = 3, a more practical system requires five or more 
bits. This study provides a convincing verification of 
hybrid-code accuracy. 
Second, it was suggested by previous investigators 
[I, 2) that if the number of bits is increased, a rela- 
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tively accurate hybrid system can be maintained with 
simple passive elements replacing operational ampli- 
fiers in the analog channel. A system with 5 bits permits 
a comparison of results obtained using a passive RC 
integrator and those obtained using an active integrator. 
The passive-integrator tests determine how well accuracy 
can be maintained when the active analog integrator 
is replaced by a realisable RC integrator. 
Earlier work in the area of hybrid-code systems has 
been carried out by H. Skramstad, H. Schmid, J. Wait, 
and others {I-8). Wait’s prototype system, based on a 
modification of Skramstad’s original proposal, was the 
first complete operational unit. It employed a 3-bit 
word and an analog channel with nominal accuracy of 
1 per cent of half-scale to achieve over-all hybrid-code 
accuracy within 0.125 per cent of half-scale. 
Hybrid-code theory 11-51. 
General Theory : In a hybrid-code system a variable 
X is represented in the form 
where X,) is an n-bit-plus-sign number, and X, is a 
continuously variable analog interpolation voltage 
between - E and + E volts. Either one bit or E volts 
represents one machine unit (mu.).  The variable X 
can be considered as a binary number, in which X, 
contains the n most significant bits, and XA represents 
the remaining less significant bits. In the computer to 
be described, X, is a 5-bit plus sign number, and E 
equals 10 volts. Digital parts of variables are repre- 
sented in a 2’s complement code. The hybrid-code 
representation is illustrated in figure 1. 
Fig. 1. - Hybrid-code representation of variables. 
The value of the variable X (for I X I < 3 m a . )  IS given 
by the sum, X = XU + X A ,  of the variables shown above. 
Note that there are two equivalent representations of each 
calue of X. For example, X = 1.6 m.u. is given by the sum 
of XD = 1 m u .  and X A  = 6.0 volts or by the sum of X D  
= 2 m.u. and Xn = - 4.0 volts. In the system described 
the range of X is given by I X I < 32 m.u. 
The independent variable, t ,  is divided into a se- 
quence of COMPUTE and HOLD periods as illus- 
trated in figure 2. Each COMPUTE period is T seconds 
long ; each HOLD period is TH seconds. During 
COMPUTE periods the digital part of each variable 
is held constant, and computation is performed by 
analog elements such as integrators and DJA multi- 
pliers. At the end of each COMPUTE period, the ana- 
Fig. 2.  -- (a) Modes of the system during a computation 
(computing run), and (b) representation of the independent 
variable, t. 
In the RESET state, initial conditions are applied to inte- 
grators. During each COMPUTE period analog computation 
is performed, During each HOLD period digital updating is 
performed. The READOUT state occurs after a preset num- 
ber ( m  + T/T) of COMPUTE-HOLD periods. At this time, 
the valuc of the readout variable is held and displayed. Note 
that T 3 Til .  
log part of each variable is monitored. If its magnitude 
exceeds 1/2 m.u. ( 5  volts), a -+ 1 m.u. increment 
(carry) is added to the digital part of the variable and 
subtracted from the analog part during the ensuing 
HOLD period. Note that analog computation is per- 
formed during COMPUTE periods, and digital com- 
putation, which takes the form of updating digital 
registers, is performed during HOLD. periods. 
The computer has two additional states (modes), 
RESET and READ OUT. In the RESET mode, varia- 
bles are set to zero ; then initial conditions are applied 
to integrators. READ OUT occurs after a preset num- 
ber of COMPUTE-HOLD periods ; at that time the 
digital and analog parts of a selected variable are 
displayed by a read out system. 
Variables are subject to the following scaling restric- 
tions : 
. 
1x1 , 1x1 < 2" m.u. (1) 
1 dX/d t  1 , 1 d X / d t  1 < (-) m.u. sec-l. (2) 
The first resctriction insures that digital registers do not 
overflow; the second restriction insures that the digital 
part of each variable can change by only 1 m.u. after 
any COMPUTE period and that the magnitude of the 
analog part of each variable remains less than E volts. 
This permits a simple form of ternary data transfer. 
These restrictions determine the hybrid bandwidth. 




X = 2" sin (2  x BEi t )  . 
X = 2" (2  x B,,) COS (2 TT BE1 t )  , 
also, 
X < (1/2T) n u .  sec-I. 
Thus, 
W e  call BH the full-scale bandwidth of the hybrid-code 
system. Since the analog channel accepts the full rate 
of change, (1/2T) m.u. sec.-l, the analog elements 
must have a bandwidth, B A ,  such that 
1 
B A  2" B, = - ~ .  (3 )  4 x T  
In calculating B I l ,  the HOLD periods have been 
neglected : the actual bandwidth is BH (1 - _ _ ~  
which is about 2.4 cycles per second for this system. 
) 
T H  
T + T, 
In general, if the analog part of a variable is 
accurate within p per cent of analog half-scale (1 mu. ) ,  
the hybrid-code variable is accurate to p,/211 per cent 
of hybrid half-scale (2" m.u.1. In effect, the use of 
hybrid-code techniques increases analog accuracy by a 
factor 2". In terms of a straight digital solution, the 
use of analog interpolation eliminates truncation and 
round-off errors due to quantized variables. 
Integration Principles : Hybrid-code techniques can 
.be illustrated by a specific example, the hybrid inte- 
grator. The following notation is used : 
During the k t h  
In general COMPUTE period 
x = XD + XA x, = kX, 
k XDf %A XD = 'AX, 
xO = xDO f xAO t = k T + r  
A hybrid integrator with gain a performs the opera- 
tion 
X (WZT + T) = "lXD + X, (mT + T) 
I I I T  + 5 
X d t  + Xo =.s, 
where it is assumed that I X I and I X I meet the scaling 
requirements of equation (1). Maximum gain is de- 
termined by the scaling restrictions. The change in X 
during a single COMPUTE period, AX, is 
To satisfy equation ( I ) ,  
To satisfy equation (2) ,  




The system described uses the maximum gain, 15.625. 
Consider integration for a period (mT + 7) as 
illustrated in figure 3. W e  may write : 
m T  + 5 
x (mT + T) = xu, + cz XDdt 
+ u Jim'r" X, dt + XAO 
m-1 
= [x,, + U T  'AX,] 
k=1 
To use hybrid-code techniques, we note that if UT = 
(Y2)i, the first bracketed expression in (5) is a binary 
number (X,) for integral values of i and can be 
generated and stored with digital precision. The second 
bracketed expression can be represented by an analog 
Fig. 3. - Graphical representation of hybrid-code integration 
(from Wait, Ref. 3 ) .  
voltage (X,). Figure 4 illustrates a hybrid integrator 
generating the expression (5). Its digital channel in- 
cludes the n-bit plus sign input (X) register, the 
( n  + 2)-bit plus sign R register, and two DJA mul- 
tipliers. The analog channel includes an analog inte- 





? E  
Fig. 4. - Hybrid-code integrator. 
grator, the summing amplifier, and the analog initial- 
condition circuit. Note that the digital part of the 
hybrid integrator output is accumulated by the input 
register of the following computing element(s). 
During a computer run, the integrator performs the 
following operations in generating expression ( 5 )  : 
1. At the start of the RESET period digital registers 
are reset and the analog integrator capacitor is 
discharged. Then XDo and XI,, are applied to the X 
and X registers. 
2. During a computing run increments in X, are re- 
ceived from the preceding element(s) and accumu- 
lated in the X, register. 
m-1 
k = l  
3. The quantity R = UT kXD---N, where N is 
the sum of the output carries generated in operation 
8, is accumulated in the R register. The number 
k X ,  is added to the lower order bits at the start of 
each HOLD period to form the term UT 2 "X,. 
m-1 
k=l 
4. During COMPUTE periods the R DJA multiplier 
converts the quantity R to a d-c voltage that is a 
component of X, . 
5 .  The term a k X , r  is obtained from a DJA multi- 
plier with output proportional to a linear inter- 
polation voltage (area 2 of figure 3). 
X , d t  is the output of the analog 
mT+T 
6. The term 1 
integrator (area 3 of figure 3). 
7. X,, is the analog part of the initial condition. 
8. The terms obtained in operations ( 4 )  to (7) are 
summed to form X, . Comparators A and B monitor 
X, at the end of each COMPUTE period. If Y ,  > 
5 volts, a CARRY is generated adding 1 m.u. to 
X, and subtracting 1 m.u. from X,. Subtraction 
from X, is accomplished by subtracting 1 m.u. from 
the R register. If X, < - 5 volts, 1 m.u. is sub- 
tracted from X, and added to X , .  
An Improved Hybrid-code Differential Analyzer. 
The system used in performing tests is an improved 
version of that described in Ref. 2. It employs a 5-bit- 
plus-sign word and an analog channel with nominal 
accuracy of 1 per cent. To study errors occuring in a 
sine loop two integrators and an inverter are necessary 
to implement d 2 X / d t 2  = -,,,02X. In addition, a 
master control clock and readout system are required 
to provide accurate timing of operations and readout 
of variables. 
Digital information is stored in two's complement 
form. The scaling restrictions mentioned earlier insure 
that each variable changes by either 0 or 1 m.u. 
during each HOLD period. This permits a simple 
ternary form of digital information transfer between 
elements : a pulse on the (AX) line indicates that there 
is an increment, and the dc-level in the S line gives 
its polarity. 
Integrator descriptions : Referring to figure 4, each 
integrator includes an input (X) register, an R register, 
two D,/A multipliers, an analog integrator, a summing 
amplifier, and two comparators. The input register 
is a 5-bit-plus-sign reversible counter which receives S 
and (AX) signals from previous elements. The 8, 
initial condition is set with toggle switches on the front 
panel and is applied to the X register during the 
RESET period. The R register is a 7-bit-plus-sign regis- 
ter. During each HOLD period the magnitude "X, 
in the X register is added to the five least significant 
bits of the R register, and the two most significant 
bits are determined by the sign of "XD , the presence 
of a carry from the fifth bit, and the presence of a 
carry at the integrator's output. 
The DJA multipliers convert kXD and RD to analog 
signals during COMPUTE periods. The six bit X 
DJA multiplier is shown in figure 5 ; the eight bit 
R multiplier is similar, This type of unit is discussed 
in reference [ 9 ) ;  its accuracy is better than 0.5 per 
cent of half scale. 
The integrator and summer are operational amplifier 
circuits. Vacuum tube amplifiers were used because 
they were readily available. In studying the errors intro- 
duced by a passhe RC integrator the RC network was 
simulated with an operational amplifier feedback circuit. 
The comparators are described in reference [lo). 
Because carries are generated when X, exceeds '/2 m.u., 
rather than 1 m.u., it is possible to use a relatively 
simple comparator accurate to about '/2 volt. 
. 
M a t e r  Control Clock [11) : The master control 
clock generates precise (0.05 per cent) time intervals 
T = 1 millisecond and T, = 0.04 milliseconds and 
commands precise readout time. Accurate timing is 
derived from a 100 kc crystal oscillator. The number 
of COMPUTE periods is preset with a thumbwheel 
switch between zero and one thousand periods in steps 
of one hundredth of a period. Either repetitive or 
manual (single-run) operation is available. The master 
clock also generates signals which load digital initial 
conditions during the RESET period and controls a 
subroutine clock which sequences digital updating 
operations during each HOLD period. The subroutine 
clock generates nine pulses which sequence the addition 
of kX,  and, if present, the integrator output carry to 
the R register of each integrator. 
Readout Sys tem [12) : The readout system includes a 
digital register identical to the integrator input register 
and an analog sample-hold circuit. The digital and 
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Fig. 5 .  - 6-bit D/A multiplier. 
analog parts of the readout variable are patched to the 
readout system. The initial digital value is set with 
toggle switches, and increments are received during the 
computer run. During computation X, is displayed by 
lights on the frontpanel, and X, is tracked by a fast 
transistorized sample-hold circuit. At the end of the 
preset number of COMPUTE periods a readout signal 
from the master clock places the sample-hold circuit 
in its hold state, ho!bise the i d o u t  vaiue of X A .  
The readout value of XI, IS held in the digital register 
and displayed on the frontpanel lights. The readout 
value of X,, is displayed on a digital voltmeter. 
The sample-hold circuit is described in reference C13).  
i c  can track a ten volt sine wave with less than 
5 degrees phase shift at 4 kc., and can hold within 
2 0  millivolts for y2 second. By changing a switch setting 
XI, can be converted to an analog voltage and summed 
with X,, to form the analog signal X for oscilloscope 
display of the readout variable. This is illustrated in 
figure 6. 
Tests, Results, and Disczission. 
To test the system the differential equation 
103 
Y + (-) Y = 0 ,  Y ( 0 )  = 30 m.u 
64 
was solved. The computer setup for this equation is the 
sine-loop cr ciicle test (fig. 7 ) .  It was selected because . 
Fig. 7. - Sine loop (circle) test 
al = a2 = 15.625. 
1. It provides an indication of combined error effects 
on computer solutions of linear differential equa- 
tions ls ) .  
2. Earlier results indicate that it is the most stringent 
test of a hybrid code system {3). 
3. Its solution ranges over the full scale of positive 
and negative values, and the exact analytical solution 
can be accurately calculated for any time. 
1 ERROR (millivolts) 
200 
ACTIVE INTEGRATOR 
T =  I ms. 
-150 
- 2 0 0  
Fig. 8. -- Results, employing active analog integrator. 
Note that the magnitude of a 30 m.u. sine wave is equi- 
valent to 300 volts. 
(b)  
Fig. 6 .  - Photographs showing X, X O ,  and X.1 for 
(a) 5 m.u. sine wave and 
(b)  20 m.u. sine wave. 
Resiilts Using Active Aiiclog Integrator : Figure 8 
shows the results obtained with a >-bit digital channel 
and an oFerational amplifier analog integrator. The 
error, the difference in millivots between the hybrid- 
code solution and the correct solution, in this case 
30 sin (kJ64)  mu. ,  is plotted against the number of 
COMPUTE periods. The absolute error is typically less 
than 100 millivolts (0.032 per cent of half scale). The 
maximum error is 150 millivolts (0.047 per cent) : the 
average error and the rms error over one cycle of the 
solution (k = 400 periods) are 11 millivolts (0.003 
per cent) and 64 millivolts (0.020 per cent) respec- 
tively. The sine wave frequency is 2.5 cps. 
Discussion : The results compare favorably with those 
obtained previously by Wait 131 with a 3-bit digital 
channel and an active analog integrator. His results 
showed a maximum absolute error of 130 millivolts 
(0.163 per cent of half scale) and average error and 
rms error over one cycle of 17.0 millivolts (0.021 per 
cent) and 61 millivolts (0.076 per cent) respectively. 
His solution frequency was 8.0 cps, and the COMPUTE 
period’s duration was 1.25 milliseconds. 
The results verify the predicted accuracy of ( p , / 2 ” )  
= (1132) per cent of half-scale. In addition, by short- 
ening the COMPUTE period to 1 millisecond the band- 
width-error quotient has been increased by 20 per cent 
over previous results. Note, however, that the COM- 
PUTE period cannot be further shortened indefinitively, 
for switching errors in the integrator and D/A multi- 
pliers and phase shift around the sine loop become 
major sources of error as the period is shortened. 
Results Using Passive Analog Integrator : (see 
fig. A-1) The results obtained with a simulated passive 
R,C integrator seplacing the active integrator are shown 
in figure 9 for RC time constants of 1, 5, and 10 
seconds. The results are shown for approximately one 
cycle of the solution. As expected, relatively accurate 
results are obtained with time constants long compared 
to the solution time ; accuracy decreases as the time 
constant decreases, and the error increases with time. 
With a time constant T = 5 seconds, the maximum 
error is 250 millivolts (0.078 per cent). With T = 
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Results, employing passive analog integrator. 
1 second, the error is 670 millivolts (0.21 per cent) 
after 225 COMPUTE periods and 1.1 volt (0.344 perL 
cent) after 400 periods. 
Discussion : It is not possible to specify the overall 
hybrid-code accuracy required without knowing the spe- 
cific nature of the problem being solved. However, 
for the purpose of discussion, consider the desired 
analog accuracy to be p = 8 per cent of analog half- 
scale over one cycle of the sinusoidal solution. This 
corresponds to an accuracy of 0.25 per cent of hybrid 
half-scale. 
In the Appendix, some considerations in the reali- 
zation of a passive analog integrator for a hybrid code 
system are considered. It is found that there are prac- 
tical limitations on the combination of integrator gain 
and time constant obtainable in practice. In particular, 
for the system under consideration a realizable passive 
integrator with the necessary rate-gain has a time cons- 
tant less than 0.1 second. The passive-integrator tests 
show that a time constant greater than 1.0 second is 
necessary to achieve he desired accuracy. Clearly, a 5-bit 
system with COMPUTE period of 1.0 millisecond and 




It is necessary to consider whether the desired 
accuracy-bandwidth can be achieved through -a further 
increase in the number of bits andjor an increase in 
the clock rate, thus shortening the COMPUTE period. 
Increasing the number of bits both increases the 
accuracy and decreases the bandwidth by the same 
factor ; the bandwidthjerror quotient is unaltered. This 
means that the passive integrator can have a lower gain 
but must have a correspondingly longer time constant. 
This method does not alleviate the realization problem. 
The prospect of increasing the clock rate is inviting 
because, if a given analog accuracy can be maintained, 
this directly increases the bandwidthjerror quotient. 
However, it requires increasing the analog integrator 
gain ; and, perhaps more important generally, it 
increases the bandwidth required in the analog chan- 
nels. The latter requirement is seen in the need for 
faster switching in the DJA multipliers and integrator 
and in phase shift in the summing amplifier due to its 
distributed capacitance and that of its feedback resistor 
and the resistive networks of the D/A multipliers. The 
requirement of higher gain is sufficient to eliminate 
this as a method for increasing the bandwidthjerror 
quotient of the 5-bit system. 
The effect of the timing and phase-shift errors 
introduced by increasing the clock rate is illustrated in 
figure 10, which shows the results obtained with the 
5-bit system when the COMPUTE period was shortened 
to 0.25 milliseconds. The analog channel employed the 
active integrator. The rapid increase of the error clearly 
indicates the deterioration of the accuracy of the analog 
channel as a result of increasing the clock rate. The 
same analog channel which introduces less than 1 per 
cent analog error with T = 1.0 milliseconds introduces 
more than 10 per cent error with T = 0.25 milli- 



















?ROR (mi l l i vo l ls )  
T = 0.25 m ¶. 
Fig. 10. - Results, employing shorter COMPUTE period. 
in attempting to increase the bandwidthjerror quotient 
by increasing the clock rate. 
Finally, consider the prospect of both increasing the 
number of bits and shortening the COMPUTE period. 
The effect of the former adjustment is to increase the 
accuracy and decrease the bandwidth, while that of the 
latter is to increase the bandwidth. One hopes for an 
overall effect of increasing the accuracy and maintaining 
or increasing the bandwidth. 
As an example, consider an 8-bit system with 
T = 50 microseconds as mentioned in reference C2). 
From equation ( 3 )  the necessary analog bandwidth is 
1.6 x lo3 cps. From equation ( 4 )  the necessary rate 
gain is about 40. At this operating frequency the 
summing amplifier's feedback resistor would have tG be 
of the order of lOK or smaller to reduce phase shift. 
The passive integrator tests give a rough estimate of the 
time constant required to obtain a given accuracy ; 
namely, a time constant longer than about 10 periods 
of the sine wave is required for 5 per cent accuracy 
over one cycle of the sine wave. The sine wave period 
for the 8-bit system is 161 milliseconds, calling for a 
time constant of about 1 second. It is shown in the 
Appendix that with 10 K feedback resistor the com- 
bination of rate-gain of 40 and time constant of 1 second 
IS not practically realizable. 
Conclusions. 
The experiments employing the active analog inte- 
grator provide a convincing verification of the theore- 
tically predicted accuracy of a hybrid-code system. Using 
an analog channel with nominal accuracy of 1 per cent 
of half-scale and a >-bit plus sign digital channel, the 
results were well within the predicted accuracy of 
(p , /2" )  per cent (0.031 per cent) of half-scale. This 
accuracy was obtained while maintaining a full scale 
hybrid-code bandwidth of 2.5 cps, resulting in a band- 
widthJerror quotient considerably greater than had been 
previously obtained. 
The experiments employing a simulated passive 
integrator show that for a 5-bit system siifficient 
accuracy cannot be achieved with a practically realizable 
passive analog integrator. Further, in attempting to 
increase the bandwidth/error quotient by increasing 
the clock rate (shortening the COMPUTE period), 
one is faced with the problems of switching errors and 
limited summing amplifier frequency response. Finally, 
the results suggest that even for a system with a greater 
number of bits and a shorter COMPUTE period, a 
realizable passive analog integrator does not in general 
provide an admissible combination of accuracy and 
bandwidth. It is unlikely that a hybrid-code system 
employing a passive analog channel would provide a 
bandwidth,/error quotient sufficient for practical appli- 
cation. 
APPENDIX 
Considerations for a Realizable Passive Analog 
Integrator. 
R ,  RF 
-XA- 
Fig. A-1. - Passive analog integrator and summing amplifier. 
A passive integrator and the analog summing am- 
plifier are shown in figure A-1. The transfer function 
of the combination is given by the expression 
1 x ___~_--__ 
1 + S CR,RJ(R, + R,j 
which has the form 
1 x ; / x ,  = ff >( 
1 + s 7  
where &/T) is the rate-gain and T is the time constant 
of the integrator. The transfer function can also be 
written in the form 
where the first term on the right hand side o i  equation 
(A-1) is the transfer function of an ideal integrator 
with gain of ((Y/T) and the second term represents 
the error due to the non-idealness of the integrator. For 
accurate integration T should be large enough to make 
the error terme negligible. 
The hybrid-code configuration places restrictions 
on the possible values of the circuit elements. For 
example, in this system the summing amplifier also 
serves as the output stage of two D/A multipliers, both 
of which require that R, = 10 K. Also, by equation 
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7 2"+ l  T 
62.5 pf 6.25 pf 
625 000 pf 62 500 p f  
6 2 5 0  pf 625 P f  
Ordinarily, ( 4 7 )  is chosen so as to satisfy the equality 
sign ; otherwise extra bits are required in the R regis- 
ter. 
Equation (A-2) and the definition of the time con- 
stant require that the elements satisfy the expressions 
and 
(A-4) 
By equation (A-3) 
R, 2"+l T 
CRl 
7 Rl 
CR, - T 
R, = 
By equation (A-4)  
R, = 
Equating the above expressions, cross-multiplying, and 
dividing by the coefficient of R,? yield the quadratic 
equation 
2"+l T Rf 2"f1 T R, 
R,' - { - - -  1 R l +  c 1 = 0. (A-5) 
T 
The solution of equation (A-5) for R, is 
t 
2 
I - - (  
2"+' R f  I * ~ V( 2"+lTTRf 2 
For physical realizability, R, must be real valued which 
requires that 
2"+l T RI 
C 1 . (A-6) c 2n+1TTRf I > 4 t  
For fixed values of n, T, R , ,  and T the inequality 
(A-6) specifies the minimum value of C for a physi- 
cally realizable passive integrator. 
Table A-1 lists the minimum values of C for a 
system with n = 5 bits, T = 1.0 millisecond, and 
feedback resistor values of 10 K and 100 K, and time 
constants of 0.1, 1.0, and 10.0 seconds. 
TABLE A-1 
Minimum capacitor values fo r  t ime constants 
of 0.1, 1.0, 10.0 seconds and feedback resistors 
of IO K and 100 K 
( n  = 5 bits, T = 1 m sec.) 
In addition to the restriction due to physical realiz- 
ability, there are further restrictions if the passive 
analog channel is to be practically realizable. The most 
important of these is indicated in reference 3 in the 
results of tests determining the affect of gain errors in 
the integrator and in the summing amplifier. The 
results show that in an open-loop integration using an 
active analog integrator the solution error introduced by 
an artifical 10 per cent error in the analog integrator 
gain buildt up almost linearly with time and exceeds 
15 per cent of analog half-scale after only 75 milli- 
seconds. The conclusion to be drawn from these results 
is that i t  is necessary to maintain an accurate analog 
integrator gain, even when using a passive integrator. 
Since the integrator gain (rate-gain) is a function 
of C, it is necessary to use an accurate, stable capacitor 
in the passive analog integrator. Such capacitors are 
both bulky and expensive for values greater than 
1 microfarad. 
In addition X, is the output of a summing amplifier 
and takes on values as large as 10 volts. Most opera- 
tional amplifiers deliver a maximum current of less than 
50 m i l l i a m p e r e s .  For an amplifier with limited current 
capacity, this restricts the minimum value of R, that 
can be supplied with current. For example, an amplifier 
with 25 milliampere current capacity requires that R, 
exceed 400 ohms. Assuming the minimum value of C, 
the expression for R, is 
R, = 
2" T Rf 
7 
With n = 5 bits, T = 1 millisecond, and R, = 10 K, 
R, is given by the equation 
320 
R, = - ohms 
7 
With n = 8 bits, T = 50 microseconds, and R, = 
10 K, R, is given by the equation 
128 
R, = - ohms. 
Both of the aboven equations indicate that T should 
be of the order of 0.1 second at most in order that 
a summing amplifier be capable of driving R,. 
Because i t  requires such a large capacitor value and 
such low resistances, a passive integrator with time 




The project described in this report is part of a 
hybrid analog-digital computer study directed by Pro- 
fessor G.A. Korn. The writer is very grateful to the 
CO.URSE PROGRAM 
The impact of modern simulation methods has pene- 
trated the University of Arizona well beyond the 
. confines of the Electrical Engineering Department. 
The Nuclear- and Chemical-Engineering Departments 
have full-size commercial analog computer installa- 
tions and at least five other departments operate 
stnailer analog computers. Starting in 1965, every 
engineering student (not just electrical engineers) 
must take a one-year course covering basic FORTRAN 
digital-computer programming plus five analog simu- 
lation experiments in a new sophomore simulation 
laboratory developed by Professor C. Peterson. The 
Analog/Hybrid Computer Laboratory will, therefore, 
no longer have to teach elementary simulation. The 
ACL senior and graduate courses in hybrid computa- 
tion are strongly hardware oriented and emphasize 
the design of computing devices for control and in- 
strumentation systems, as well as iterative-computer 
techniques. The laboratory also offers a two-semester 
sequence of courses in statistical communication 
theory (preceded, incidentally, by a required addi- 
tional semester of statistics in the Mathematics De- 
partment). In all courses taught in our laboratory, 
the usual final examination i s  replaced by a term- 
paper project which is due a full year after comple- 
tion of the lecture course. Graduating seniors, of  
course, have less time to complete their projects; 
nevertheless, research participation by undergra- 
duates has been quite successful and is  a welcome 
relief from an otherwise abstract and relatively dry 
modern engineering curriculum. 
I NSTR UCTl ON TH ROUGH MEAN I NG FU L 
DEVELOPMENT PROJECTS 
As is now well known, analog-hybrid-computer ap- 
plications fit into engineering instruction in a multi- 
tude of ways. The design of computer components 
and systems also presents interesting and challenging 
student projects related to many basic electrical-en- 
gineering subjects (e.g., electronics, feedback theory, 
logic design, network synthesis, random-process 
theory), and such projects can be of manageable size 
and reasonable cost. Projects coordinated through 
two or three yearly budgets can yield respectable 
computer systems; such coordination makes small 
development projects more meaningful and closer 
to true industrial practice. Accordingly, our develop- 
ment work is  organized into major projects, usually 
Ph.D. thesis assignments, each supported by three to 
five M.S. theses and group of graduate and undergra- 
duate term-paper projects. Each Ph.D. thesis involves 
experimental and theoretical research, but the Ph.D. 
candidate is also truly a project engineer responsible 
br schgdules, budgets, purchases, supervision of 
graduate and undergraduate projects supporting his 
thesis, and for the hiring and training of undergrad- 
uate student technicians. M.S. candidates similarly 
have their thesis work supported by term-paper 
projects involving breadboard circuits, tests, or feas- 
ibility studies. Thus they, too, begin to acquire expe- 
rience as project leaders. 
Besides the design of fast hybrid-analog/digital 
components and systems culminating in the new 
ASTRAC I I  system, our engineering research is  con- 
cerned with applications to random-process studies, 
statistical measurements, and optimization experi- 
ments. In addition we are beginning to develop dig- 
ital programs for a small stored-program computer 
to be used with ASTRAC I I .  We are, finally, also inter- 
ested in the human-engineering aspects of all-digital 
differential-equation solvers. 
Since 1958, the laboratory’s publications include 
110 ACL memos, of which some 60 have been pub- 
lished in reputable journals or conference proceed- 
ings. We have also produced several books, and 
chapters in engineering handbooks related to our 
work. This is  the result of a conscious effort to get our 
students to report their development work in writing. 
PERSONNEL 
The typical half-time assistant takes between three 
and four semesters to complete his M.S. degree, takes 
the graduate hybrid course, and helps around the 
laboratory during his first semester; after this, he 
should be ready to start on a project of his own, teach 
the undergraduate laboratory, and supervise under- 
graduate term papers. Whenever possible, we try to 
use graduate students as engineers, not as techni- 
cians, and hire undergraduate technicians for routine 
work. As a part of our design effort, we conscien- 
tiously attempt to keep assembly jobs sufficiently 
simple for these student technicians, many of whom 
receive their first training in our laboratory; we use, 
for instance, wirewrap conections instead of solder- 
ing whenever possible, and buy, rather than assemble 
digital-logic circuits. 
Many of our M.S. graduates have decided to stay 
for a Ph.D. degree, so that we have, as yet, relatively 
few graduates who have left the University. We be- 
lieve that our project-engineering approach has been 
a successful one, for some of our Ph.D. candidates 
have turned out to be capable project leaders. Two 
have accepted professorships at  other engineering 
schools and have started analog/hybrid-computer 
laboratories of their own. Several have responsible 
positions in the aerospace and computer industries; 
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Uniform graphics for SIMULATlON 
The symbols and the methods of laying out analog 
and hybrid computer diagrams presented here are 
advocated to alleviate the confusion caused by the 
uncoordinated invention of new symbols and dia- 
gramming practices. The increasing use of hybrid 
techniques and equipment has aggravated an already 
bad situation to the point that it is  often no longer 
possible for one worker in  our field to read another's 
diagram. Usually this is because symbols are devised 
and diagrams are drawn to include details peculiar 
to a particular kind of equipment. Such a wiring, or 
"patching," diagram is of course necessary for set- 
ting up and checking out an actual simulation, but 
hardware-peculiar details are only confusing to those 
with other kinds of equipment. With few exceptions, 
the use of a simplified signal-flow diagram to illus- 
trate technical articles is  much more effective. 







selected the symbols and offers the following sugges- 
tions for their use. Primary considerations were cur- 
rent usage, clarity, and simplicity. We devised no new 
symbols and, unless there were overriding indica- 
tions to the contrary, we adopted those already in 
widest use. Clarity and simplicity, we believe, wil l be 
enhanced by the choice of unique shapes to repre- 
sent different components, and the elimination of all 
unnecessary details in diagrams. 
There was no intent on the part of our committee 
to set up standards for the industry. However, all 
diagrams appearing in SIMULATION will be pre- 
pared according to the committee's recommenda- 
tions (as they may be modified from time to time), 
and we hope that these recommendations wil l prove 
attractive to  others. Suggestions for modifications 
and additions are solicited. 
General rules 
The following methods and symbols are recom- 
mended for the illustration of technical articles pre- 
pared for publication. Unless the purpose of the 
article is  to describe the use of a particular kind of 
equipment, and the hardware details are pertinent 
to the subject, such illustrations should not be "hard- 
ware-peculiar." In other words, the objective should 
be to show signal flow, rather than "patching" 
details. 
The primary, or overall, system diagram should 
show only the essential signal flow. Where it is  neces- 
sary to show details, separate diagrams should be 
made and referenced to the primary diagram by en- 
closing the detailed area of the primary diagram in 
dotted lines with suitable notation. 
The direction of signal f low should be indicated 
by arrowheads except where the shape of the sym- 
bols makes the direction of flow obvious. Primary 
signal flow (with the exception of feedback loops) 
should be from left to right, and, if practical, each 
"line" of symbols should be made to read like the 
mathematical relation it represents. 
The choice of whether to  end a line and label it 
(preferably with the symbol of the variable that the 
signal represents) when it reaches the right-hand 
side of the diagram, and then indicate i t s  continua- 
tion with the same label as it enters again at the 
left-hand side, instead of drawing in the connection, 
should be made on the basis of clarity; if a line re- 
turning the signal from right to left wil l cross many 
other lines and be hard to follow, it should not be 
drawn in. 
I f  a diagram involves a number of  identical cir- 
cuits, only one should be shown in detail, while the 
others should be indicated by boxes with appropriate 
notation. 
Components should not be numbered unless they 
are referred to by number in the text. 
All amplifier gains should be shown just outside 
the amplifier at the point where the input enters. 
Unity gains should not be labeled. 
Always apply the test of clarity and simplicity. Ask 
yourself: "Is this the most understandable way to 
diagram this for those unfamiliar with the hardware, 
and less familiar with the subject, than I?" 
* * 
FUNCTION ELEMENT SYMBOL NOTES 
. Signal flow Analog Binary -- Distinction as to kind of signal is made only at beginning and end of line, and then only where there are two or more kinds of signals to be shown 
on one diagram. Arrowheads should be omitted 
only if direction of signal flow i< obvious. Digital word Mechanical 
_ _ - _ _ -  - - - -  
Connections No connection +-+- 
Summers No arrows; shape clearly indicates direction of 
flow. 
No label on unity-gain input. 
" N '  indicates where number of amplifier should 
be placed if, and only i f ,  referred to in text. 
label high-gain input "SJ" or "C" only if perti- 
nent; the point at which c enters (at top or bot- 
tom of symbol) indicates a gain of p. 
Amplifier 
L 
Summing amplifier (with high-gain input) 
,- 
X C  - (loa + 56 + pc) 
High-gain amplifier :Note that the numbers at the inputs are now only relative gains; p, an unspecified large number which is  a function of the particular amplifier, is the overall gain. x=-p(lOa + Sb + c) 
When amplifiers are used only to change signal 
sign they should be smaller. Orientation should 
be that which makes for greatest graphical sim- 
plicity, ;.e., they may be shown in vertical, or in 
feedback, paths. 
Standard integrator mode is  that of basic problem. 
The point at which a enters (at top or bottom of 
symbol) indicates that i t  sets the initial value of x, 
so it is redundant to label it IC. 
Inverting amplifier 




Two-mode Arrows indicating mode control should be shown 
only when two or more integrators are operating 
in different modes simultaneously. The mode- 
control input should then be labeled or coded to 
indicate the controlling mode. RESETwhen R = l  
COMPUTE when R =O 
R 
Three-mode 
RESET when R = 1 
HOLDwhenS=l, R=O 
COMPUTE when R=S=O 
or R=S=l 
S R  
Track-hold When used in this way the size of the integrating 
capacitor may be important, as i t  affects the track- 
ing lag. In such cases the value should be indi- 
cated as shown. The quantity tracked or held is  
-(a + b + c). 
a 
I TRACKwhen R = l  
HOLD when R=O 
* 5r 
ELEMENT SYMBOL \ FUNCTION 
Integrators Memory pair \ 
(continued) Ii, Integrator 1 in 
Integrator 2 in 
Track for R = l  
\ Track for 5= 
Potentiometers Two-terminal Three- a x=ka 
terminal (load connected) 
a* (I+ b (load connected) a=l, b=O 
Servo-set 




Integrator 1 in TRACK for S=1, integrator 2 is 
TRACK for R = 1. In certain iterative problems y 
i s  required to have some value for the first itera- 
tion; thus an “initial” initial condition must be 
furnished as shown. 
The mathematical relationship shown for the 
three-terminal pot is given only to define k. I t  
will not usually hold during problem solution be- 
cause if b were always zero a two-terminal pot 
could be used. I f  i t  is desirable to define k in any 
other way, its meaning should be clearly indicated. 
This should be used only if the fact that N is servo- 
set is significant to the solution of the problem, as, 
for instance, when i t  must be automatically reset 
after each run of an iterative problem. 
Function generators Arbitary 





a=reference voltage r 
Resolvers x= e cos 0 
Polar to rectangular Rectangular to polar y=R sin 0 
Comparators 
With binary output With true and false U = l  (a < b) 
binary outputs U=O(a > b)  
As shown, the symbol indicates a digital pot with 
integral (committed) inverting amplifier. The sym- 
bol for non-inverting digital pots should not in- 
clude the amplifier. 
‘Indicates quantized value. 
The number N should be used only when the 
function generator is  referred to by number in 
the text, or when i t  is  desirable to explain what 
the function f is, either by a footnote, or by a 
separate graph. 
In cases where the function generated can be rep- 
resented by a standard mathematical symbol, the 
f should be replaced by the symbol. 
These symbols should be used for all analog multi- 
pliers and dividers; if the kind is  significant to the 
solution of the problem, i t  should be so stated 
in the text and/or noted on the diagram. Because 
equipment differs, the sign of the output for spe- 
, cified signs of both inputs should be given, other- 
wise inversion will be assumed. 
The number N should be used only if the com- 
ponent is  referenced in the text, or if more than 
one channel of a multichannel device is  used. In 
the latter case the subscript, in this case i, identi- 
fies the channel. In many cases, i t  will be found 
that a drawing can be simplified and clarified by 
drawing the same multichannel device in more 
than one signal flow path. In this case the number 
would be the same, but the subscript would be 
different for each channel. 
If a resolver has additional outputs they should be 
shown only if used. 
The symbol for a relay comparator can, of course, 
be made by combining either of these symbols 
with that of a relay. 









a 1, X c x=a 
Feed-back 
Bridge 
a 6 ;  x=a ( I < a < u )  
X = I  ( a < n  




a x x=a (a>x) 
x=O (a < x) 
AND AND x=a.b.c 
NAND x#a.b.c 
If the diagram is drawn as shown, the designations 
of arms and contacts are superfluous. However, 
i t  is  often desirable, for clarity, to show the relay 
coil in one place on a diagram and the contacts 
in signal-flow paths elsewhere. In this rase, N, 
wsuld debignate the normally Open (U = 0) con- 
tact of channel a, relay N; N, the Arm of channel a 
of relay N, etc. 
The tilde (-) i s  used instead of a bar to indicate 
negation. This is recommended because of the 
many other meanings of a bar over a variable. 
ON when binary signal, U, is digital "one." 
u=larger value at which output is  limited 
I =smaller value at which output is  limited 
'Indicates quantized value. 
Output is  high (logic 1) if and only if all inputs 
are high. 
Output is  low (logic 0) if and only if all inputs 
are high. 
OR OR x=a+b+c Output is  high (logic 1) i f  and only it at least one 
input is high (Le., any or a l l  of the inputs are high). 
Output is  low (logic 0) if and only if at least one 
input is  high (;,e., any or all of the inputs are high). 
NOR x # a + b + c  
.1 Typical As there are many kinds of flip-flops, symbolic representation of the operation of any but the 
simplest is  not advised; if the operation is  not 
obvious, an explanation in the text or a footnote 
with the diagram is  recommended. 
This is Black Box number N, to be used if no sym- 
bo1 is given here, or in case of doubt! It can have 
any number of inputs and outputs, but the nature 
of the signals should be indicated and all signal- 
flow directions should be designated by arrow- 
heads. Here there are three analog inputs giving 
rise to one analog and one binary output. 
The function of a "black box" can often be 
made obvious by properly labeling the inputs 
and outputs. However, i f  i t  is  not obvious, the 
function should be explained in the text or by a 
footnote with the diagram. If internal details are 
of interest, they should be shown in an appro- 
priately labeled auxiliary diagram. 
++ 
